We report the direct formation of ordered memristor nanostructures on metal and graphene electrodes by a block copolymer self-assembly process. Optimized surface functionalization provides stacking structures of Si-containing block copolymer thin films to generate uniform memristor device structures. Both the silicon oxide film and nanodot memristors, which were formed by the plasma oxidation of the self-assembled block copolymer thin films, presented unipolar switching behaviors with appropriate set and reset voltages for resistive memory applications. This approach offers a very convenient pathway to fabricate ultrahigh-density resistive memory devices without relying on high-cost lithography and pattern-transfer processes.
T he performances of nonvolatile memory devices such as flash memory devices or mass storage devices such as magnetic hard disks have improved greatly over the past several decades.
1,2 In 2011, the worldwide market of NAND flash memory is expected to achieve 18% growth over the previous year. On the other hand, semiconductor industries are actively developing next-generation nonvolatile memory devices. Recently, the resistive memory characteristics of oxide materials have attracted a considerable amount of attention due to their nonvolatility, fast switching capabilities, and low operation voltage. 3−7 Moreover, the size reduction of the memory elements provides the opportunities to achieve higher memory density, to increase switching speed, and to lower power consumption. 8, 9 However, both for existing and emerging memory devices, one of the key challenges pertains to the lithographic limit imposed by the wavelength of the deep ultraviolet light sources used in optical lithography. For the past decade, the selfassembly phenomena of block copolymers (BCPs) have received an increasing amount of attention due to their possibility to overcome the challenges of traditional nanofabrication technologies. 10−27 Nanoscopic patterns with a potential information storage density that exceeds the terabit per square inch range have already been demonstrated. 28−30 The ultrahigh resolution, excellent scalability, cost-effectiveness, and manufacturability of this approach make it highly attractive. 16, 17 Nevertheless, patterns formed with BCPs are, in general, nonfunctional. Therefore, in order to fabricate functional nanostructures, pattern-transfer processes employing them as etch-masks or lift-off templates are required. 10, 11, 20, 31 Alternatively, selective incorporation or decoration with metals through solution or vacuum processes can be considered. 32, 33 However, if such pattern-transfer processes can be avoided, the process complexity and manufacturing cost can be reduced significantly.
Here, we demonstrate the direct formation of high-density memristor nanodots through the self-assembly of Si-containing BCPs and the optimized surface functionalization of electrodes. The direct fabrication of ordered active memory elements does Figure 1 . Procedure for the formation of self-assembled silicon oxide memristors. Lamella-forming and sphere-forming block copolymers were used for preparing thin film and nanodot memristors, respectively. Figure 2 . Cross-sectional TEM images of self-assembled PS−PDMS diblock copolymer thin films depending on the brush, morphology, and film thickness. The block copolymers were self-assembled on a PS brush (a, c, e) or a PDMS brush (b, d, f). Lamella-forming BCPs (a, b, c, d) and sphere-forming BCPs (e, f, g, h) were used. For the lamellae, the film thickness (t) was also varied. (a) t = 14 nm, (b) 22 nm, (c) 40 nm, and (d) 54 nm. EDS maps of (g) Si and (h) O for the spherical morphology formed on a PS brush. For all of the samples, PDMS top layers with a thickness of 2−3 nm were observed. not require a costly lithography process or a complex patterntransfer step. Therefore, it greatly simplifies the fabrication process of resistive memory devices. Silicon oxide nanodots of 6−18 nm in size were formed on various electrodes, such as Pt thin film or graphene. They showed clear unipolar resistive switching behaviors, leading to their promising potential application in terabit nonvolatile memory devices. The excellent on/off ratios, fast switching, and good endurance of silicon oxide thin films were recently reported by Yao et al. 34 We achieved the perfect alignment of silicon oxide memory nanodots via directed self-assembly, suggesting that the memory elements can be placed at designated positions, which is essentially required for reliable information access and manipulation.
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Figure 1 schematically describes the procedure for the formation of self-assembled memristor thin films and nanodots on electrodes via the block copolymer self-assembly process. First, the surfaces of Pt and graphene electrodes were functionalized with short-chain polydimethylsiloxane (PDMS, M w = 5 kg/mol) or polystyrene (PS, M w = 2.7 kg/mol) by spincoating 3 wt % solutions of hydroxy-terminated homopolymers dissolved in heptane or toluene. They were then annealed in a vacuum oven at 130°C for 2 h, which was followed by the washing away of any unreacted polymers with the solvents. A lamella-forming diblock copolymer of poly(styrene-b-dimethylsiloxane) (PS-PDMS) (M w = 43 kg/mol) with a PDMS volume fraction (f PDMS ) of 50.9% or a sphere-forming PS-PDMS (M w = 51.5 kg/mol) with an f PDMS value of 17.7% was then spincoated onto the substrates. The samples then were annealed in a vacuum oven at 150°C for 2 h to complete the self-assembly process. Uniform silicon oxide films and nanodots were obtained by a short two-step reactive ion etching process composed of 10 s, 50 W, CF 4 etching followed by 30 s, 90 W, O 2 etching. 35 To measure the resistive switching characteristics, a Pt top electrode was sputter-deposited onto the memristor films. For the nanodots, conductive atomic force microscope (C-AFM) tips coated with Pt were used as the top electrode. Cross-sectional transmission electron microscopy (TEM) specimens were prepared by mechanical polishing after the deposition of oxide or metal layers, which was followed by ion milling with Ar ions.
The stacking structures of block copolymers need to be controlled precisely to construct nanostructures that are suitable for resistive memory applications. Specifically, for a uniform assembly of block copolymer microdomains, electrode surfaces generally require a proper modification owing to the different wetting characteristics or roughness depending on the surfaces. Brush treatments using end-functionalized homopolymers can easily be performed on various types of surfaces. The cross-sectional TEM images in Figure 2 show how the stack structures of PS−PDMS BCP change depending on brush, volume fraction, and film thickness. Because of the preferential existence of Si in the PDMS block, enough contrast between the PS and the PDMS was obtained. Thus, the microdomain structures were well resolved without any staining process. For the PS brushes, (Figure 2a,c,e) , the PS matrix came into direct contact with the brush, whereas additional bottom PDMS planes were formed on the PDMS brushes (Figures 2b,2d and  3f) . In both cases, very thin (2−3 nm thick) PDMS layers were observed on top of the BCP films due to the smaller surface energy of PDMS compared to that of PS. 36 These analyses can be further confirmed by elemental mapping using energydispersive spectrometry (EDS). The Si and O mapping results in Figure 2g ,h clearly distinguish the PDMS microdomains from the PS matrices, as the PDMS block selectively contains Si and O. The formation of thin PDMS layers on top of the BCP film was also confirmed from the analysis.
Possessing the ability to control the stack sequence of BCP microdomains is important for fabricating specifically designed memristor structures. For the formation of a silicon oxide memristor film, a PDMS lamellar layer should be induced to have direct contact with bottom electrode using the PDMS brush, as shown in Figure 2b . Otherwise, the PS lamellar layer under the PDMS layer (Figure 2c ) cannot be removed by O 2 plasma etching. On the other hand, perfectly isolated memristor nanodots can only be formed on a PS brush (as presented in Figure 2e ) because, if PDMS spheres are formed on the PDMS brush, nanodots will be connected through the bottom silicon oxide layer after an O 2 plasma oxidation process. However, the thin silicon oxide bottom layer can also be used to adjust the overall thickness of the memory elements and to tune the device characteristics. Several BCP and brush combinations were used to generate different memristor structures.
Block copolymer thin films were self-assembled on electrodes treated with optimized brushes and were then oxidized with plasma to form memristor structures on the electrodes. On the Pt electrode, the PDMS brush and the PS brush were used for the assembly of lamella-forming ( Figure 3a ) and sphereforming BCPs (Figure 3b) , respectively. Similar self-assembled formations of the BCP were also possible on other types of electrode materials, such as TiN, Ni, Au, and Al ( Figure S3 ). In the case of graphene electrode, a PS brush treatment and selfassembly of the BCP were difficult, as shown in Figure S2 , due to the poor wettability of the PS homopolymers spin-coated on graphene. However, a PDMS brush treatment was successfully carried out, possibly due to the lower surface energy of PDMS compared to PS. Figure 3d ,e demonstrates the formation of lamellar and spherical BCP morphologies on PDMS-brushtreated graphene electrodes. Additional TEM images of the self-assembled BCP films on different substrates are shown in Figure S1 . Figure 3g presents the silicon oxide thin film after the plasma oxidation step is complete. After oxidation, the height of memristor thin films was 8 nm and the height and diameter of nanodots were 14 and 18 nm, respectively. Topdown SEM images of memristor nanodots on Pt and graphene films are also demonstrated in parts c and f of Figure 3 , respectively. The contrast shown in the SEM image (Figure 3f ) is thought to be due to the height fluctuation of the underlying graphene electrode. Excellent flexibility and high optical transparency for device applications can be obtained when graphene is employed as an electrode, as previously reported for organic memory devices. 37 The fabrication of highly stretchable and transparent memory devices using selfassembled memristor structures and graphene electrodes remains as future work. A uniform alignment of memristor nanodots using a lithographically patterned topographic template is presented in Figure 3h . Excellent ordering of the PDMS microdomains and the formation of silicon oxide nanostructures using siloxane BCPs were previously reported. 19,22,35,38−41 Directed self-assembly of the BCPs would make it possible to designate the position of individual memory elements for the realization of more practical resistive memory devices. Furthermore, the dot size and density can be controlled by changing the molecular weight of the BCP, as shown in Figure S4 . The dot density can be scaled up very easily using a BCP with a smaller molecular weight. For example, a density of 1.9 teradots per square inches can be achieved with an 8.5 kg/mol BCP ( Figure S4) .
To analyze the chemical states of the PDMS microdomains after O 2 plasma oxidation, the X-ray photoelectron spectroscopy (XPS) spectra of the samples were measured. The XPS spectra of the Si 2p region of the memristor thin film prepared on a Si substrate show two peaks at 99 and 103.1 eV, as presented in Figure 3i , which can be assigned to the Si−Si and Si−O bonds, respectively. 42 Another thin film prepared on a sapphire substrate presents only one peak centered at 103.0 eV, confirming the formation of homogeneous silicon oxide from PDMS upon plasma oxidation. These results are consistent with a previous report showing that methyl groups in PDMS can be easily removed and that silicon oxide is formed by the plasma oxidation of the polymer. 43−45 Through a comparison of the two spectra, it can be regarded that the Si−Si peak in Figure 3i originated from the Si substrate. Considering that the peak position of Si−O bonding is between those of stoichiometric SiO and SiO 2 , 43,46 the memristor is estimated to be composed of nonstoichiometric SiO x .
We now demonstrate the memory characteristics of the selfassembled memristors. In order to prepare the top electrodes, Pt pads with an area of 70 × 70 μm 2 and a thickness of 150 nm were sputter-deposited on the silicon oxide memristor thin film on a Pt bottom electrode using a shadow mask. For the preparation of memristor films sandwiched between the graphene top and bottom electrodes, graphene layers grown by chemical vapor deposition (CVD) were securely placed onto the memristor samples using a PMMA-mediated transfer method. 47 Pt pads were also deposited on the graphene top layer and served as an etch mask for the patterning of the graphene top electrode. The Pt pads on the graphene protected the samples during the measurement, which was done using sharp probe needles. As a result, Pt/SiO x /Pt and Pt/graphene/ SiO x /graphene metal−oxide−metal (MOM) device structures were used for the measurements. While the bottom electrodes were grounded, a bias voltage was swept over the top electrodes with a step size of 0.05 V. The current compliance of 1 mA was set to protect the samples. As shown in Figure 4a −d, they showed clear unipolar switching behaviors for both the samples with Pt and the graphene bottom electrodes, which is desirable for achieving a higher density since one diode−one resistor (1D1R) operation is possible. 9 For the Pt/SiO x /Pt structure (Figure 4a) , the set voltage, at which the high-resistance state (HRS) changes to a low-resistance state (LRS), was measured to be around 1.95 V. The reset voltage (LRS → HRS) was 0.85 V. The reset current and on/off ratio of the device structure were 2.3 mA and 10
1.85 at a read voltage of 0.2 V, respectively. The characteristic current−voltage curves in Figure S6 (Supporting Information) presents clear current hysteresis, confirming the memory effect of the self-assembled memristor structures. For the case of the sample with the graphene electrodes (Figure 4b) , the set and reset voltages were estimated to be 1.9 and 0.8 V, respectively. The reset current and on/off ratio of the device structure was 1.8 mA and 10
1.82 at a read voltage of 0.2 V. The samples showed good endurance (>80 read−write cycles), retention time (>10 4 s), and read endurance (>10 3 read operations), as shown in Figures 4e, 4f , and S8 (Supporting Information). The current mapping results using conductive atomic force microscopy (C-AFM) in Figure  S5 present that locally formed conducting spots on the memristor thin film appear with the set operation (V applied = 3.6 V) and disappear with the reset operation (V applied = 2.1 V), Nano Letters which is similar to the previous observation for TiO 2 memristors. 48 The resistive memory behaviors and mechanisms of silicon oxide thin films were studied in detail in a previous report, where the resistive switching was attributed to the formation and modification of the chains of silicon nanocrystals with a diameter of ∼5 nm, 34 which is consistent with the small size (average ∼7.5 nm) of the individual conducting regions as shown in Figure S5 . This may suggest that the size of silicon oxide memristors can be reduced down to ∼10 nm.
In the memristor nanodot cases, a Pt-coated conductive AFM (C-AFM) tip with a tip radius of 30 nm was used. The bias voltage was swept on the nanodots with a step size of 0.02 V, and the current compliance was set at 10 μA for all of the nanodot sample measurements. As shown in Figure 4c ,d, they also clearly showed unipolar switching behaviors. For the Pttip/SiO x nanodot/Pt structure (Figure 4c) , the reset and set voltages were 1.99 and 4.58 V, respectively. The on/off ratio was measured to be 10 3.4 (read voltage = 1.6 V). For the Pt-tip/ SiO x nanodot/SiO x bottom layer/graphene structure (Figure   4d ), the reset and set voltages were 1.91 and 4.37 V, respectively, and the on/off ratio was 10 3.4 at the same read voltage. The higher switching voltages in the nanodots may be due to the relatively high contact resistance between the C-AFM tip and the nanodots because a similar increase of switching voltages for the C-AFM measurement was also observed for the thin film memristors. The distributions of switching voltages were measured and estimated to be smaller for the nanodots with Pt electrodes ( Figure S7 ). The higher on/off ratios of the nanodots compared to the films can be attributed to the larger height of the nanodots. These measurement results suggest that the self-assembled memristors are highly feasible for use as resistive memory elements.
In summary, we successfully developed a solution-based formation technique for uniform memristor structures on graphene and metal electrodes by combining the self-assembly of Si-containing block copolymers and the appropriate surface functionalization of electrodes. The memristor thin films and nanodots presented unipolar switching behaviors with reasonable set and reset voltages. This approach is useful and clearly distinguished from previous methods in that it realizes the direct formation of aligned memory elements with a very high density (∼0.5 terabits per square inch) without using high-cost lithography techniques or pattern-transfer methods. Considering the capability of BCP self-assembly, the information storage density can be further increased by at least several times. Similar strategies can be applied to the fabrication of other types of functional nanostructures and devices based on the selfassembly processing of inorganic-containing BCPs. Furthermore, the highly aligned sub-20 nm metallic nanoelectrodes, as we previously reported, 41 can potentially be combined with the methodology reported in the present study to fabricate ultrahigh-density nonvolatile memory devices with crosspoint structure. 49 ■ ASSOCIATED CONTENT * S Supporting Information TEM and SEM images of self-assembled memristor nanostructures on various electrodes and oxides, C-AFM current mapping images of the memristor SiO x film on Pt electrode, current (I)−voltage (V) hysteresis loops, and read endurance measurement results. This material is available free of charge via the Internet at http://pubs.acs.org.
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